

An Analysis on a Pseudo-Differential Dynamic Comparator with Load Capacitance Calibration

Daehwa Paik, Masaya Miyahara, and Akira Matsuzawa

Department of Physical Electronics, Tokyo Institute of Technology, Tokyo, Japan

Email: paik@ssc.pe.titech.ac.jp

Abstract

This paper analyzes a pseudo-differential dynamic comparator with a dynamic pre-amplifier. The transient gain of a dynamic pre-amplifier is derived. This analysis enhances understanding of the roles of a transistor's parameters in a pre-amplifier's gain. Based on the calculated gain, a load capacitance calibration method is analyzed. The analysis helps designers' estimation for the accuracy of the calibration and the influence of PVT variation. The analyzed comparator uses 90-nm CMOS technology as an example and each estimation is compared with the simulation results.

1. Introduction

A comparator is the essential building block in an ADC to convert an analog signal into a digital signal. To suppress its power dissipation, recently published researches have used dynamic comparators [1]-[3]. Since the current flows only when they are triggered, they are more power efficient than comparators dissipating static current. However, this topology, an inverter chain, has deficiency, because, regeneration depends on the gain of an inverter—or the intrinsic gain of a transistor—and as process is scaled down, its accuracy will become worse.

To address this issue, a latch with a dynamic amplifier, whose gain is approximately 5 times in 65-nm process [4], is proposed by D. Schinkel, *et al.* in 2007 [5]. However, this requires two phase of latching clocks. In 2008, We proposed a modified version of the double-tail latch comparator [6]. We removed the tail current of the second stage, which was triggered by inverse phase of a latching clock, and generated a trigger signal by using the outputs of a pre-amplifier. This modification can suppress the influence of skew between two phases of latching clocks in [6]. However, both comparators suffer kick-back noise. To suppress the kick-back noise, in 2010, pseudo-differential topology was introduced [7].

Those comparators with calibration circuits should be analyzed for their characteristics and optimizations. Thermal noise [4], [8]-[12] and mismatch [13] analysis methods about a dynamic comparator were already reported. In this paper, a load capacitance calibration method [2], [3] for a pseudo-differential dynamic comparator will be analyzed in 90-nm process. The gain of a

dynamic amplifier will also be deduced for this analysis.

2. Comparator under Analysis

A pseudo-differential dynamic comparator will be briefly analyzed in this section. Its schematic is described in figure 1. The comparator is comprised of two stages. The first stage is a dynamic amplifier, or a pre-amplifier, which integrates differential input signals as time passes. The second stage actually performs the regeneration. In this paper, the size of all transistors are designed as 2 $\mu\text{m}/100\text{ nm}$.

Before analyzing the comparator, we describe its transient performance. As shown in figure 2, when $\text{CLK}_{\text{Latch}}$ is low, M_5 and M_6 are on while M_3 and M_4 are off. Then, parasitic capacitors on nodes $\text{Out}_{\text{p_int}}$ and $\text{Out}_{\text{n_int}}$ are charged up to supply voltage. The second stage is turned off, because M_{15} and M_{16} are off. After $\text{CLK}_{\text{Latch}}$ becomes high, M_3 and M_4 are on; while M_5 and M_6 are off. Accordingly, electric charge on the node $\text{Out}_{\text{p_int}}$ and $\text{Out}_{\text{n_int}}$ flows into *gnd*. Drain currents of M_3 and M_4 are determined by input signals of M_1 and M_2 . Differences of flowing electric charge per time at the nodes $\text{Out}_{\text{p_int}}$ and $\text{Out}_{\text{n_int}}$ induces a voltage difference at the nodes, and the voltage difference becomes larger as time passes. If voltages on the node $\text{Out}_{\text{p_int}}$ and $\text{Out}_{\text{n_int}}$




Figure 1. A pseudo-differential dynamic comparator with load capacitance calibration




Figure 2. Transient waveform of a comparator

drop sufficiently, then the second stage regenerates the voltage difference between node Out_{p_int} and Out_{n_int} .

To simplify the analysis, we set the rising time of CLK_{Latch} to 1 ps as the simulation condition and M_3 and M_4 are in the deep triode region when CLK_{Latch} is high. When M_3 (or M_4) is in the deep saturation region, V_{out_int} which is voltage of node Out_{int} can be approximated as the drain voltage of M_1 (or M_2).

2.1 Gain of a Dynamic Amplifier

A pre-amplifier increases the difference between the differential input signals. To figure out its gain, G_{amp} , let us simplify the first stage of a dynamic comparator when CLK_{Latch} is high as depicted in figure 3. The output of a pre-amplifier is described as below;

$$V_{out_int} = V_{dd} - \frac{I_{DS}}{C} t \quad (1)$$

where I_{DS} is the drain current of the input transistors, C is the total load capacitance on its output node, and t is the integration time. I_{DS} with channel-length modulation is expressed as below;

$$I_{DS} = \frac{1}{2} \mu C_{OX} \frac{W}{L} V_{eff}^2 (1 + \lambda(V_{DS} - V_{DS_sat})) \quad (2)$$

$$V_{eff} \equiv V_{GS} - V_{th} \quad (3)$$


where V_{DS_sat} is the saturation condition of drain-source voltage, which equals V_{eff} , and λ indicates the channel-length modulation coefficient. When V_{out_int} is decreased from V_{dd} to V_{DS} , average drain current, $\overline{I_{DS}}$, is expressed as below;

$$\begin{aligned} \overline{I_{DS}} &= \frac{1}{V_{dd} - V_{DS}} \int_{V_{DS}}^{V_{dd}} I_{DS} dV_{DS} \\ &= \frac{1}{2} \mu C_{OX} \frac{W}{L} V_{eff}^2 \times \left(1 + \frac{\lambda}{2} (V_{dd} + V_{DS} - 2V_{eff}) \right) \end{aligned} \quad (4)$$


Substituting equation (4) into equation (1), then the integration time can be represented as;

$$t = \frac{(V_{dd} - V_{DS})C}{\overline{I_{DS}}} \quad (5)$$

From equation (2), transconductance, g_m , and a signal



(a) various V_{eff}



(b) various channel length when V_{eff} is 0.2 V

Figure 3. Gain of a pre-amplifier

current due to g_m , i_{DS1} , are expressed as below;

$$g_m = \mu C_{OX} \frac{W}{L} V_{eff} (1 + \lambda(V_{DS} - V_{DS_sat})) \quad (6)$$

$$i_{DS1} = g_m v_{in} \quad (7)$$

where v_{in} is an input signal. From the equation (2), small signal output conductance, g_{DS} , and a signal current due to g_{DS} , i_{DS2} , are expressed as below;

$$g_{DS} = \frac{1}{2} \mu C_{OX} \frac{W}{L} V_{eff}^2 \lambda \quad (8)$$

$$i_{DS2} = g_{DS} v_{out} \quad (9)$$


where v_{out} is an output signal integrated on a load capacitor. Substituting equations (4) and (5) into equation (1), then an output differential signal, v_{out_diff} , of a pre-amplifier is deduced;

$$\begin{aligned} v_{out_diff} &\equiv V_{outp_int}(t) - V_{outn_int}(t) \\ &= -\frac{2(V_{dd} - V_{DS})}{V_{eff}} v_{in_diff} \end{aligned} \quad (10)$$

where v_{in_diff} is an input differential signal, $2v_{in}$. Substituting equation (10) into equation (9), then

$$i_{DS2} = -g_{DS} \frac{2(V_{dd} - V_{DS})}{V_{eff}} v_{in} \quad (11)$$

As shown in equation (11), the signal current due to g_{DS} has the opposite sign of v_{in} and attenuates an integrated output signal by g_m . i_{DS2} becomes larger as the integrated output signal increases—or V_{out_int} decreases from V_{dd} .



(a) before calibration (b) after calibration

Figure 4. Error reduction by calibration

When the total signal current, i_{DS} , is a sum of i_{DS1} and i_{DS2} , then the average total signal current is

$$\begin{aligned} \overline{i_{DS}} &= \frac{1}{t} \int_0^t i_{DS} dt = \frac{1}{V_{DS} - V_{dd}} \int_{V_{dd}}^{V_{DS}} i_{DS} dV_{DS} \\ &= \mu C_{OX} \frac{W}{L} V_{eff} (1 + \lambda(V_{DS} - V_{eff})) \times v_{in} \quad (12) \\ &= g_m(v_{out,int}=V_{DS}) V_{in} \end{aligned}$$

From equations (1) and (12), transient gain, $G_{amp,trans}$, is expressed as below;

$$\begin{aligned} G_{amp,trans} &= \frac{V_{out}}{V_{in}} = - \frac{\overline{i_{DS}t}}{C V_{in}} \\ &= - \frac{2(V_{dd} - V_{DS})}{V_{eff}} \times \frac{1 + \lambda(V_{DS} - V_{eff})}{1 + \frac{\lambda}{2}(V_{dd} + V_{DS} - 2V_{eff})}. \quad (13) \end{aligned}$$

Equation (13) is compared with simulation results in figure 3. Equation (2) is satisfied only when $V_{out,int}$ is larger than V_{eff} . If $V_{out,int}$ falls to V_{eff} , $G_{amp,trans}$ reaches its maximum.

3. Load Capacitance Calibration

The load capacitance calibration [2], [3] changes the load capacitance where a signal is integrated as depicted in the figure 1. From equation (1), the slew rate, I_{DS}/C , is inversely proportional to the load capacitance. When the calibration is conducted, these slew rates become closer together and the offset voltage is compensated as described in figure 4.

3.1 Input-Referred Compensated Voltage

Based on equation (1), let us estimate the input-referred compensated voltage of the capacitance calibration. First, differentiate equation (1) with respect to capacitance;

$$\frac{dV_{out,int}}{dC} = \frac{V_{dd} - V_{DS}}{C}. \quad (14)$$

Assuming an input signal of the second stage is decided when gain reaches its maximum, input-referred variation is deduced as below;

$$\begin{aligned} v_{in,diff,cal} &= - \frac{V_{eff}}{C} \left(1 + \frac{\lambda}{2}(V_{dd} - V_{eff}) \right) \\ &\times (N_{Code} - 2^{N_{cal}-1}) \times (C_{on} - C_{off}) \quad (15) \end{aligned}$$




Figure 5. Input-referred compensated voltage by the capacitance calibration

($V_{dd} = 1.0$ V, $V_{in,com} = 0.5$ V, calibration resolution is 6 bits, and unit PMOS capacitor size is $W/L = 600$ nm/100 nm)

where C_{on} and C_{off} are the capacitances of a unit-sized varactor which is turned on and off, respectively, N_{Code} is the calibration code, N_{cal} is the calibration resolution, and $v_{in,diff,cal}$ is the input-referred compensated voltage in differential. Figure 5 compares equation (15) with the simulation results.

3.2 PVT Variation


PVT variation degrades compensation accuracy. Influence of the process is fixed in the factory and this doesn't affect the offset after calibration. Only voltage fluctuation and temperature change are considered. From equation (13), $G_{amp,tran}$ is decided by a ratio of V_{dd} to V_{eff} and λ . If temperature is changed, then V_{th} and λ are varied. Influence of voltage fluctuation is easy to understand. From equation (15), input-referred compensated voltages also change and the variation differs in each calibration code. If error due to PVT variation, $\sigma_{V,PVT}$, is uncorrelated with offset after calibration, $\sigma_{V,offset0}$, then total offset voltage, $\sigma_{V,offset}$, can be expressed as

$$\sigma_{V,offset}^2 = \sigma_{V,offset0}^2 + \sigma_{V,PVT}^2. \quad (16)$$


From equation (15), when standard deviation of calibration code is σ_{Code} , $\sigma_{V,PVT}$ due to input common-mode voltage, $\sigma_{V,PVT,VCOM}$, is deduced as below;

$$\begin{aligned} \sigma_{V,PVT,VCOM} &= \frac{V_{eff}}{C} \left(1 + \frac{\lambda}{2}(V_{dd} - V_{eff}) \right) \\ &\times \left[\left(\frac{\Delta V_{eff}}{V_{eff}} - \frac{\lambda \Delta V_{eff}}{2 + \lambda(V_{dd} - V_{eff})} \right)^2 + \left(\frac{(V_{dd} - V_{eff}) \Delta \lambda}{2 + \lambda(V_{dd} - V_{eff})} \right)^2 \right]^{\frac{1}{2}} (C_{on} - C_{off}) \sigma_{Code}. \quad (17) \end{aligned}$$


Influences of supply voltage and temperature can be deduced by the same way. Figure 6 compares the estimation with the simulation results. Calibration is conducted when V_{dd} is 1.0 V, $V_{in,com}$ is 0.5 V, and T is 27 °C. Figure



(a) input common-mode voltage



(b) supply voltage



(c) temperature

Figure 6. Influence of PVT variation on the capacitance calibration

(1 LSB = 4.5 mV and a number of simulation is 500)

6 also shows SNDR decrease which is calibrated from estimated σ_{V_PVT} . Assuming an input signal is a sine wave and the architecture of an ADC is flash, SNDR decrease is expressed as

$$\begin{aligned} \text{SNDR}_{\text{decrease}} &= \text{SNDR} - \text{SQNR} \\ &= -10 \log \left(1 + \frac{12}{V_q^2} \sigma_v^2 \right) \end{aligned} \quad (18)$$

where V_q is 1 LSB. In figure 6, V_q is supposed to be three times of the least changeable voltage in calibration which equals 4.5 mV.

4. Summary

This work analyzed a pseudo-differential dynamic comparator with load capacitance calibration. The analyzed comparator uses 90-nm CMOS process as an example. The gain of a dynamic amplifier was expressed by a ratio of V_{dd} to V_{eff} and λ of an input transistor. Based on the deduced gain, input-referred compensate voltage and influence of PVT variation are analyzed and compared with the simulation results.

Acknowledgments

This work was partially supported by MIC, CREST in JST, NEDO, Berkeley Design Automation for the use of the Analog FastSPICE(AFS) Platform, and VDEC in collaboration with Cadence Design Systems, Inc.

References

- [1] T. Kobayashi, K. Nogami, T. Shirotori, and Y. Fujimoto, *IEEE Journal of Solid-State Circuits*, vol. 28, no. 4, pp. 523-527 (1993).
- [2] V. Giannini, P. Nuzzo, V. Chironi, A. Baschirotto, G. Van der Plas, and J. Craninckx, *IEEE International Solid-State Circuits Conference*, pp. 238-239 (2008).
- [3] G. Van der Plas and B. Verbruggen, *IEEE International Solid-State Circuits Conference*, pp. 242-243 (2008).
- [4] M. van Elzakker, E. van Tuij, P. Geraedts, D. Schinkel, E. A. M. Klumperink, and B. Nauta, *IEEE Journal of Solid-State Circuits*, vol. 45, no. 5, pp. 1007-1015 (2010).
- [5] D. Schinkel, E. Mensink, E. Klumperink, E. van Tuijl, and B. Nauta, *IEEE International Solid-State Circuits Conference*, pp. 314-315 (2007).
- [6] M. Miyahara, Y. Asada, D. Paik, and A. Matsuzawa, *IEEE Asian Solid-State Circuits Conference*, pp. 269-272 (2008).
- [7] D. Paik, Y. Asada, M. Miyahara, and A. Matsuzawa, *IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences*, vol. E93-A, no. 2, pp. 402-414 (2010).
- [8] A. A. Abidi, *IEEE Journal of Solid-State Circuits*, vol. 41, no. 8, pp. 1803-1816 (2006).
- [9] J. K. Fiorenza, T. Sepke, P. Holloway, C. G. Sodini, and H. Lee, *IEEE Journal of Solid-State Circuits*, vol. 41, no. 12, pp. 2658-2668 (2006).
- [10] P. Nuzzo, F. De Bernardinis, P. Terreni, and G. Van der Plas, *IEEE Transactions on Circuits and System—I: Regular Papers*, vol. 55, no. 6, pp. 1441-1454 (2008).
- [11] T. Sepke, P. Holloway, C. G. Sodini, and H. Lee, *IEEE Transactions on Circuits and System—I: Regular Papers*, vol. 56, no. 3, pp. 541-553 (2009).
- [12] A. Matsuzawa, *IEEE International Conference on ASIC*, pp. 218-221 (2009).
- [13] J. He, S. Zhan, D. Chen, and R. L. Geiger, *IEEE Transactions on Circuits and System—I: Regular Papers*, vol. 56, no. 5, pp. 911-919 (2009).